












# DIGITAL IC TRAINER



Teacher's Signature : \_\_\_\_\_

## Experiment - 1: Familiarization of Digital Trainer Kit, IC Tester, Logic Probe.

Digital Trainer Kit; It is an instrument which is used to conduct the digital experiment. It consists of IC sockets, logical inputs, logical outputs, clock signals & supply. The LEDs are used to indicate the logic states in some kits PCB for HIGH & GREEN for LOW (0). But in some other kits, ON for HIGH (1) & OFF for LOW (0), which use single colour LED. The trainer kit consists of ZIF (Zero Insertion Force) sockets to insert the IC's. The connecting wires used to connect the IC's are called "Patch chords". This patch chords can be shorted for more connections of some signals. If more logical input are required in any circuit, then ground & VCC can be used for input if IC socket is bigger than IC. The IC is inserted from the top of the socket for easy pin counting.

For sequential circuits like counters, shift register etc. clock is used generally all types of kits provide of 1Hz to 1MHz range clock. The 1Hz clock is most popularly used for studying. The monopulse is used to give single pulse for the circuit by pressing push button. Some kits consist of bread board for complex circuit connections. The digital trainer kit different from model & manufacturer.

### IC Tester:

It is a testing instrument which is used to test the IC's good or bad. It consists of ZIF socket, keypad LED & LCD display. The IC is inserted in the socket & IC number is entered after testing, the display good or bad some IC

Expt. No. \_\_\_\_\_

Tester consists of auto tests + search function to test + to identify unknown IC.

There are 2 types of IC testers


i) Digital IC Testers; It is capable of testing only digital IC's like Gates, flip flops, shift registers, counters etc.

ii) Analog IC Testers; It is capable of testing only analog IC's like buffers, OP amplifiers, regulators, driver circuit etc.


Logic Probe;

It is a testing instrument that is used to check the logic states in digital circuits. It consists of "TIP" to place IC pins + 5 different colours LEDs to indicate logic state. The power is connected from the test circuit. The toggle switch used to select between TTL + CMOS logic level testing. The logic status indication is as follows.

IC TESTER



LOGIC PROBE



Teacher's Signature: \_\_\_\_\_

Experiment - 2

Study of IC MANUAL & FAMILIARISATION OF IC & IC's Families.

An IC is an electronic integrated circuits moulded on a chip. The IC is small so all the electronic instruments like TV, Computer etc are small in size.

The IC are of 3 types. They are;

- i) Digital IC: Gates, flip-flops, counters, shift registers, memory
- ii) Analog IC: Timers, pump, regulators, Drivers.
- iii) High level IC: Micro controllers, micro processor (ADC)





IC's are manufactured in different packages but DIP (Dual In-line package) is most popular IC package. On top of each IC chip, the following information is usually printed.

- 1. Manufacturer name, symbol or initial,
- 2. The manufacturer year & week or date code.
- 3. The 7400 series number of the chip, the different technology used to design the circuit inside the IC,

some of popular IC technology are;

- i) Transistor to Transistor Logic (TTL)
- ii) Emitter coupled logic (ECL)
- iii) CMOS Logic
- iv) PMOS Logic
- v) NMOS Logic

Teacher's Signature: \_\_\_\_\_



The TTL logic family is most widely used logic family. This is again divided into categories. Some of the categories are follows.

CATEGORY	PREFIX	EXAMPLES	USER
Standard TTL	74	7400, 7407	GENERAL
High power TTL	74A	74A00, 74A07	High power
Low power TTL	74L	74L00, 74L07	Low power
Schottky TTL	74S	74S00, 74S07	High Speed




The logic circuits of different families are fabricated on IC by using any one of the following integration technology:

- i) SST: Small scale integration - It allows upto 10 gates per IC.
- ii) MSI: Medium Scale integration: It allows 10 to 99 gates per IC.
- iii) LSI: Large Scale integration - It allows 100 to 999 gates per IC.
- iv) VLSI: Very Large Scale integration - It allows 1000 or more gates/IC.

Terminology used in Books.

- i) '0' - Low level
- ii) '1' - High level
- iii) 'z' - Open State
- iv) 'x' - Don't care condition
- v) '↑' - Raising clock or High going clock
- vi) '↓' - Falling clock or Low going clock

Teacher's Signature: \_\_\_\_\_



Expt. No. ....

Classification of IC;

IC Number IC Description

7432	Quadrilateral 2 input OR gate
7408	Quadrilateral 2 input AND GATE
7404	Miscellaneous Inverter
7486	Quadrilateral Exclusive OR GATE
7400	Quadrilateral 2 input NAND GATE
7402	Quadrilateral 2 input NOR GATE
7410	Triple 3 input NAND GATE
7474	DUAL J-K Flip Flop
7476	Dual JK Flip Flop
74375	Dual transparent latch
74374	Dual Flip Flop
7485	4 bit Adder
7485	4 bit Subtractor
7447	BCD to 7 Segment decoder
74138	1:8 de multi processor
74157	8:1 Multiplexer
74147	Decimal to binary priority
74153	Dual 4:1 multiplexer

The 5400 series are used for military applications with temperature rating of  $55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$  + 7400 series are used for commercial applications with the temperature of digital IC as given by manufacturer.

1) Vcc; The IC Supply voltage to be converted  $5\text{V}$  Vcc + ground terminal for normal 1.

Teacher's Signature : .....

ii)  $T_A$ : Operating free air temperature.

iii)  $V_{IH}$ : High level input voltage, their is the minimum input voltage which is recognised by the logic gate.

iv)  $V_{IL}$ : Low level input voltage, their is the minimum voltage which is recognised by the gate as logic 0.

v)  $V_{OH}$ : Low level output voltage. This is the minimum voltage available at the output corresponding to logic 1.

vi)  $V_{IH}$ : High level input current, this is the minimum current which must be supplied by driving a source corresponding to logic 1.

vii)  $I_{OL}$ : Low level input current, this is the minimum current available at the output corresponding to logic 0.

viii)  $I_{IL}$ : Low level input current, this is the maximum current which must be supplied by a driving source corresponding to logic 0.

ix)  $I_{OH}$ : High level output current, this is the maximum current which the gate can sink on logic 1.

x)  $I_{OL}$ : Low level output current, this is the maximum current which the gate can sink '0' level.

xi)  $t_{PIH}$  or  $t_{PHL}$  (Turn on propagation delay); This is the time when output goes from logic 0 to logic 1 level. This is also called as "Falling time".

xii)  $t_{PHL}$  (Turn off propagation delay); This is the delay time when the output goes from logic 1 to logic 0 level. This is also referred as the "Rising Time".

Expt. No.....

Parameter	7400	744500	Units
$V_{IH}$	2	2	V
$V_{IL}$	0.8	0.8	V
$V_{OH}$	2.4	2.7	V
$V_{OL}$	0.4	0.5	V
$I_{IH}$	40	20	mA
$I_{OH}$	-400	-400	mA
$I_{OL}$	16.0	4	mA
$t_{PHL}$	15.0	18	nS
$t_{PLH}$	22.0	15	nS
$t_{TL}$	-1.6	-0.36	mA

Teacher's Signature : \_\_\_\_\_

Experiment-1: Verification of logic gates

Aim: Familiarisation of gates using 7432, 7408, 7404, 7400, 7402, 7400 + 7402

Apparatus: Digital trainer kit, patch chords, IC 7432, 7408, 7404, 7400 + 7402

Theory: A gate is an electronic circuit which consists of one or more inputs & single output. It is basically a building block in digital electron. The gates are classified into 7 types based on their function.



1. AND GATE: It consists of two or more inputs & only one output. It gives the "HIGH" output when all the inputs are "HIGH". The output is "LOW" when a one of the input is "LOW". The 7408 IC consists of a two inputs AND gate. AND gate gives the output which is logical multiplication of the inputs.

2. OR GATE: It consists of 2 or more inputs & only one output. It gives "HIGH" output if any one of the inputs is "HIGH". The output is low when all the inputs, OR gate gives the logic addition of the inputs.

3. NOT GATE: It consist of one input & one output. It gives "HIGH" output for low input & low output for high IC consists of a NOT gate. It gives the compliment or inverted output of the input.

Teacher's Signature : \_\_\_\_\_



1 AND GATE



TRUTH TABLE

INPUT		OUTPUT
A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1



2. OR GATE



TRUTH TABLE

INPUT		OUTPUT
A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1

3. NOT GATE



TRUTH TABLE

INPUT	OUTPUT
A	Y = A-bar
0	1
1	0



4. NAND GATE; It consists of 2 or more inputs + only one output. The output is "HIGH" when any one of the input is "LOW" and output is low when all the inputs are "High". It gives the inverted output after the logical multiplication of the input. The 7400 IC consists of 2 or two input NAND gates.

5. NOR GATE; It consists of 2 or more inputs + only 1 output. Output is "HIGH" when all the input are low + output is low when any 1 of the input is "High". It gives the inverted output after the logical addition of the inputs. The 7402 IC consists of 2 two input "NOR" gates.

6. X-OR GATE; It consists of 2 or more inputs + 1 output. It gives "HIGH" output, when inputs are not equal + low input when inputs are equal. 7486 IC consists of 4 two input X-OR gate.


7. X-NOR GATE; It consists of 2 or more inputs + only one output. It gives "High" output when inputs are equal + low when inputs are not equal. There is no specific IC for X-NOR gate. It can be constructed by using X-NOR + NOT gate.

Procedure;

1. Write pin number for all the gates by referring IC PIN number.
2. Insert the required IC in ZIF socket in proper direction.
3. Connect VCC + GND terminals for VCC + Ground.

Teacher's Signature : \_\_\_\_\_

4. NAND GATE




Logic Symbol



TRUTH TABLE

INPUT	OUTPUT
A B	Y
0 0	1
0 1	1
1 0	1
1 1	0


5. NOR GATE



TRUTH TABLE

INPUT	OUTPUT
A B	Y
0 0	1
0 1	0
1 0	0
1 1	0


6. X-OR GATE



TRUTH TABLE

INPUT	OUTPUT
A B	Y
0 0	0
0 1	1
1 0	1
1 1	0

7. X-NOR GATE



TRUTH TABLE

INPUT		OUTPUT
A	B	Y = A ⊕ B
0	0	1
0	1	0
1	0	0
1	1	1

Sockets in Trainer kit.

4. Connect the inputs A and B of the gate to the logic gate
5. Connect the output V to the logical output
6. Verify the truth table by changing input combination and observe the output for input combination - 00.

RESULT:

The truth tables of all logic gates are verified and functions are observed.

Teacher's Signature : \_\_\_\_\_

Experiment - 2: Realization of NAND gate using IC 7400 as a universal gate

Aim: Realization of NOT, OR, AND, NOR, X-OR and X-NOR using NAND gates.

Apparatus: Digital Trainer Kit  
Patch cards - 15 NOS  
7400 - 2 NOS

Theory: The NAND gate is a logic gate which gives the inverted output of logical multiplication of two or many inputs. It can be used to construct any logic gate or any logic functional so it is universal gate.

Procedure:

1. Write logic functions & truth tables
2. Insert the required IC in ZIF socket in proper direction
3. Connect the supply terminals
4. Connect the circuit starting from the input side
5. Connect the output y to the logical output
6. Switch ON the Trainer
7. Verify the truth table by changing the input combination & observe the output for each combination
8. Repeat steps 2 to 7 for all the gates.
9. Write the result.

Teacher's Signature : \_\_\_\_\_


1. NAND AS A NOT GATE



TRUTH TABLE

A	$\bar{A}$
0	1
1	0


2. AND FROM NAND GATE



TRUTH TABLE


INPUT		OUTPUT	
A	B	C	
0	0	0	0
0	1	0	0
1	0	0	0
1	1	1	1

3. OR GATE USING A NAND GATE



INPUT		OUTPUT	
A	B	C	
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	1

4. NOR GATE USING A NAND GATE




INPUT		OUTPUT	
A	B	C	
0	0	1	1
0	1	0	0
1	0	0	0
1	1	0	0

Result;

All the gates have been verified using NAND gates (IC 7400)

Teacher's Signature : .....

5. XOR GATE USING NAND GATE




$C = A \oplus B$   
 $= A \cdot \bar{B} + \bar{A} \cdot B$

TRUTH TABLE

A	B	C
0	0	0
0	1	1
1	0	1
1	1	0

6. X-NOR GATE USING NAND GATE




TRUTH TABLE

A	B	C
0	0	1
0	1	0
1	0	0
1	1	1




1. NOT GATE USING NOR GATE


2. AND GATE USING NOR GATE



3. OR GATE USING NOR GATE



4. NAND GATE USING NOR GATE



TRUTH TABLE

A	$\bar{A}$
0	1
1	0

TRUTH TABLE

A	B	C
0	0	0
0	1	0
1	0	0
1	1	1

TRUTH TABLE

A	B	C
0	0	0
0	1	1
1	0	1
1	1	1

TRUTH TABLE

A	B	C
0	0	1
0	1	1
1	0	1
1	1	0

Experiment - 5

NOR Gate as an Universal gate using IC 7402.

Aim: Realisation of NOT, OR, AND, NAND, XOR & XNOR gates using NOR gate.

Apparatus: The NOR gate is the logic gate which gives the inverted output of logical addition of two or many inputs. It can be used to construct any logic gate or logic function. So it is called universal gate.


Procedure:

1. Write Logic function and truth tables.
2. Insert the required IC in DIF socket in proper direction.
3. Connect supply terminals.
4. Connect the circuit starting from the input side.
5. Connect the output 'y' to the logical output.
6. Switch ON the Trainer kit.
7. Verify the truth table by changing the input combinations and observe the output for each combination.
8. Repeat steps 2 to 7 for all the gates.
9. Write the Results.

Teacher's Signature :

Result: All the gates has been verified using NOR gate IC 7402.


5. X-OR GATE USING NOR GATE



TRUTH TABLE

A	B	C
0	0	0
0	1	1
1	0	1
1	1	0

6. X-NOR GATE USING NOR GATE




TRUTH TABLE

A	B	C
0	0	1
0	1	0
1	0	0
1	1	1

# Boolean Expression

$$Y = \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + \bar{A}BC + A\bar{B}\bar{C} + ABC$$

K-MAP




$$Y = \bar{A} + \bar{B}$$

TRUTH TABLE

A	B	$\bar{A}$	$\bar{B}$	$Y = \bar{A} + \bar{B}$
0	0	1	1	1
0	1	1	0	1
1	0	0	1	1
1	1	0	0	0

Circuit Diagram



## Experiment - 04

### Boolean Expression Using K-map

**Aim:** Implementation + Verification of Boolean Expression using K-map.

**Apparatus:** Digital Trainer kit  
Push cards - 81005  
7404 - 81005  
7432 IC

### Theory:

The Karnaugh map (K-map) is one of the most popular methods used to reduce the boolean functions. It permits minimisation of expression in a graphic way. The K-map is composed of an arrangement of adjacent cells each representing a one particular combination of variables in product form. 1 is placed in cell for each term which leads to a 1 output. Then given Boolean expression can be simplified by grounding the 1's that are in adjacent cells according to the K-map rule.

### Procedure:

1. Write a K-map for the given expression.
2. Reduce the Boolean expression by grouping 1's.
3. Write the circuit diagram for reduced Boolean Expression.
4. Connect the circuit.
5. Verify the truth table by changing the input combinations and observe the output for each.

Teacher's Signature : \_\_\_\_\_

Combinations

6. Write proper result.


Result:

Boolean expression has been simplified using K-map and its truth table has been verified.

Teacher's Signature : \_\_\_\_\_




THEOREM - 2



A	B	$\bar{A}$	$\bar{B}$	$\bar{A}\bar{B}$	$\bar{A} + \bar{B}$
0	0	1	1	1	1
0	1	1	0	1	1
1	0	0	1	1	1
1	1	0	0	0	0

THEOREM - 1



A	B	$\bar{A}$	$\bar{B}$	$\bar{A}\bar{B}$	$\bar{A} + \bar{B}$
0	0	1	1	1	1
0	1	1	0	0	0
1	0	0	1	0	0
1	1	0	0	0	0

Experiment - 5

De-morgan's Theorem

Aim: To realize & verify Demorgan's law, & realization of the given expression using de-morgan's Theorem

Apparatus: Digital Traine kit

Part cards - 10 NOS/80 NOS

7404, 7432, 7408, 7400, 7402

Theory: Demorgan's theorem are very important theorems in boolean algebra. These are used to reduce the Boolean expression

The first theorem says the "Complement of Sum is equal to the product of individual complements"  
 $\overline{A+B} = \bar{A} \cdot \bar{B}$

The second theorem says the "complement of a product is equal to their individual complements"  
 $\overline{A \cdot B} = \bar{A} + \bar{B}$

Procedure:

1. Connect theorem 1 Circuit & verify its truth table
2. Connect theorem 2 Circuit & verify its truth table
3. Convert the given expression into other form
4. Write down the truth table.
5. Connect the circuit as shown in diagram

Teacher's Signature : \_\_\_\_\_


6. verify the truth table by changing the input combination & observe the output for each combination.  
 7. Write down the result.

Result;

Demorgan's law has been verified. Boolean expression is also verified using IC 7404, 7432, 7408, 7402, & 7408.


Teacher's Signature :

Boolean Expression:



A	B	C	$\bar{A}$	$\bar{B}$	$\bar{C}$	$\bar{A}\bar{B}\bar{C}$	$A.B.C$
0	0	0	1	1	1	0	0
0	0	1	1	1	0	1	1
0	1	0	1	0	1	0	0
0	1	1	1	0	0	0	0
1	0	0	0	1	1	0	0
1	0	1	0	1	0	0	0
1	1	0	0	0	1	0	0
1	1	1	0	0	0	0	0

HALF ADDER:



TRUTH TABLE

INPUT		OUTPUT	
A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Experiment - 6

Implementing Half adder & Full adder using logic gates.

Aim; Implementing half adder and full adder using logic gates.

Apparatus; Digital Trainer Kit  
Patch cards - 10/18 nos.  
8086, 7408 & 7432 IC's.

Theory;

Half Adder; It is a combinational logic circuit whose function is to add 2 binary digits of 1 bit size, producing a sum + carry according to the binary addition.


Full Adder; It is a combinational logic circuit with 3 inputs and 2 outputs. It adds 2 numbers of 1 bit size along with carry input. It gives the sum + carry as outputs.

Procedure;

1. Write the logic functions + truth tables.
2. Insert the required IC in DIF socket in proper direction.
3. Connect the supply terminals
4. Connect the circuit starting from the input side
5. Connect the output  $\times$  to sum + carry output.
6. Switch 'ON' the function.

Teacher's Signature: \_\_\_\_\_

# FULL ADDER



TRUTH TABLE

INPUT		OUTPUT	
A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1
1	0	0	1
1	1	1	1


1. Verify the truth table by changing the input combinations & verify the output for each combination.  
 2. Write proper conclusion.

Result;

Half adder and full adder and its truth table has been verified.

Teacher's Signature : \_\_\_\_\_

# HALF SUBTRACTOR



TRUTH TABLE

A	B	DIFFERENCE	BORROW
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

Expt. No. ....

Experiment - 7.

Half subtractor and full subtractor.

Aim; Implementing Half subtractor + full subtractor using logic gates.

Apparatus; Digital Trainer kit

Patch cards - 15/2E/NO6

IC 7486, 7408, 7432, 7404.

Theory;

Half Subtractor; It is a combinational logic circuit whose function is to subtract two binary digits of 1 bit size, producing a difference + a borrow according to binary subtraction rules.

Full Subtractor; It is a combinational logic circuit with 3 inputs + 2 outputs. It subtracts 2 numbers of one bit size along with borrow inputs. It gives the difference + borrow as outputs.


Procedure;

1. Connect Half subtractor circuit and verify its truth table

2. Connect full subtractor circuit and verify its truth table

Teacher's Signature : \_\_\_\_\_

### FULL SUBTRACTOR ;



TRUTH TABLE

INPUT		OUTPUT	
A	B	Difference	Borrow
0	0	0	0
0	1	1	1
1	0	1	1
1	1	0	1
1	0	1	0
1	1	0	0
1	1	1	1

3 write the proper conclusion.

Result: Half subtractor and full subtractor and its truth table has been verified

Teacher's Signature : \_\_\_\_\_

Experiment - 8

Verification of flip-flops

Aim; Verification of truth table of flip-flop using IC's 7474, 7476, 7475, 7477.

Apparatus; Digital Trainer Kit.

Dated Cards - 09 NOS

7474, 7476, 7475, 7477.

Theory;


What is flip-flop?

The flip-flop is a sequential logic network + bistable multivibrator. It can store in any logic level 1 or 0 bit storage device. The flip-flop is also basic building block in digital electronics along with logic gates. They are used in different applications like counters, shift registers, memory device, latches and etc.

7474;

This is consists dual edge triggered 'D' flip-flop. It is most popular flip-flop. The 'D' flip-flop consists 1 input along with clock + 1 or 2 outputs with optional present + clear signals are used to set (store 1) or Reset (store 0) the flip-flop. The 'D' input along with clock is used to store the data into F/F. The output are affected by


Teacher's Signature : \_\_\_\_\_



TRUTH TABLE

CLEAR	PRESET	CLOCK	D	Q	Q-bar	OPERATION
0	0	X	X	1	1	INVALID
0	1	X	X	0	1	CLEAR
1	0	X	X	1	0	PRESET
1	1	0	0	Q	Q-bar	LATCH
1	1	1	0	0	1	LOW
1	1	1	1	1	0	HIGH

2. IC 7476.



2) 7476; This IC consists dual -ve edge triggered JK flip-flops. The JK flip-flop consists 2 inputs J & K. The 'J' is used to set the flip-flop & 'K' is used to reset the flip-flop on -ve edge of clock.

3) 74373;

This is octal transparent latch. This IC consists 8 +ve level triggered 'D' flip-flops with common clock + output enable signal. When output enable signal is low + clock is high 'D' input is transferred to 'Q' output on falling edge of clock data is latched into when clock is zero & is not depended on 'E' input. It is used for address demultiplexing in microprocessor applications.

4) 74374;

This is octal +ve edge triggered latch. This IC 8 +ve edge triggered 'D' flip-flop with common clock + output enable signal. When output enable signal is low + on raising clock 'D' input is transferred to 'Q' output on high level of clock data is latched into 'Q' when 'Q' output on high level of clock data is latched into 'Q' when clock is low or high 'Q' is depended on 'D' input.

Procedure:


1. Connect 7477 signals + verify the truth table
2. Use insert monopulse or its pulse train for clock
3. Connect 7416 signals + verify the truth table
4. Connect 74373 signals + verify the truth table, use

Teacher's Signature : \_\_\_\_\_

TRUTH TABLE

CLEAR	PRESET	CLOCK	J	K	Q	Q̄	OPERATION
0	0	X	X	X	1	1	INVALID
0	1	X	X	X	0	1	CLEAR
1	0	X	X	X	1	0	PRESET
1	1	1	0	0	Q	Q̄	LATCH
1	1	1	0	1	0	1	LOW
1	1	1	1	0	1	0	HIGH
1	1	1	1	1	1	1	INVALID

3. IC 74373



TRUTH TABLE

OE	CLK	D	Q	OPERATION
0	1	0	0	LOW
0	1	1	1	HIGH
0	0	X	Q	LATCH
1	X	X	Z	OPEN



Expt. No. ....

Logic input for clock.

5. Check for all 8 flip-flops simultaneously.

6. Connect 7437A signals & verify the truth table. Use input for clock.

7. Write proper result

Result;

The truth tables of flip-flops using IC 7474, 7476, 7437B & 7437A has been verified.

Teacher's Signature : \_\_\_\_\_

Expt. No. ....

Experiment - 9

Binary to Gray code conversion.

Aim: Realization of Binary to gray code converter using IC 7486

Theory: Binary Data;

The binary number system is composed of only 2 digits 0 & 1. The position of '1' and '0' in the system indicates the weight or value within the number. The weight of each successively higher position in a binary number is an increasing power of 2' (2<sup>n</sup>).

Gray Code;

Gray code is an unweighted code which means there are no specific weights assigned to the Bit positions. The gray code exhibits only a single bit change from one code number to next. Gray code is not an Arithmetic code.


Binary to Gray code conversion;

The conversion b/w binary code & Gray code is very useful in the fields of security system, encoding etc. Using the following rules we can convert numbers from binary to gray code

1. The MSB in the gray code is the same as corresponding digit in the binary number.
2. Going from left to right add each adjacent pair of

Teacher's Signature : \_\_\_\_\_

Circuit Diagram



Binary digits to get the next Gray code digit. Do Not Consider the carry's.

### Procedure;

1. Insert the required good 7846 IC in ZIF socket in proper direction.
2. Connect supply terminals.
3. Connect the circuit's starting from the input side.
4. Connect the outputs to the logic output is on the right side.
5. Switch 'ON' the Trainer.
6. Verify the truth table by changing the input combinations and observe the output for each combination.
7. Write down the result.

### Result;

Binary code to Gray code converter has been realized using IC7846.

TRUTH TABLE

BINARY CODE			GRAY CODE			
B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub> B <sub>0</sub>	G <sub>3</sub>	G <sub>2</sub>	G <sub>1</sub>	G <sub>0</sub>
0	0	0 0	0	0	0	0
0	0	0 1	0	0	0	1
0	0	1 0	0	0	1	1
0	0	1 1	0	0	1	0
0	1	0 0	0	1	1	0
0	1	0 1	0	1	1	1
0	1	1 0	0	1	0	1
0	1	1 1	0	1	0	0
1	0	0 0	1	1	0	0
1	0	0 1	1	1	0	1
1	0	1 0	1	1	1	1
1	0	1 1	1	1	1	0
1	1	0 0	1	0	1	0
1	1	0 1	1	0	1	1
1	1	1 0	1	0	0	1
1	1	1 1	1	0	0	0

Experiment - 10

Gray Code to Binary Code conversions.

Aim: To realize Gray to Binary code conversion using IC 7486.

Binary Data:

The binary number system is composed of only 2 digits '0' & '1'. The position of '1' and '0' in this system indicate the weights or values within the number.

The weight of each successively higher position in a binary number is an increasing power of 2 (two).

Gray Code:

Gray code is an unweighted code which means there are no specific weights assigned to the bit positions. They gray code exhibits only a single bit change from one code number to next. Gray code is not an arithmetic code.

Gray Code to Binary Code Conversion;


$G_0, G_1, G_2, G_3$  are the Gray code inputs &  $B_0, B_1, B_2, B_3$  are the Binary outputs.

Using the following rules we can convert numbers from Gray to Binary.

1. The MSB in the Binary code is in the same as corresponding digit in the gray code.
2. Add the obtained Binary digit to the gray digit in adjacent position.

Teacher's Signature: \_\_\_\_\_

Circuit Diagram:



Procedure:

1. Insert the required good PASS IC in ZIF socket in proper direction.
2. Connect supply terminals.
3. Connect the circuits starting from the input side.
4. Connect the outputs to the logic output Pin on the right side.
5. Switch on the Trainer.
6. Verify the truth table by changing the input combinations and observe the output for each combinations.
7. Write down the result.

Result:

Gray to binary code converter has been realized using IC.

TRUTH TABLE

GRAY CODE				BINARY CODE			
G <sub>3</sub>	G <sub>2</sub>	G <sub>1</sub>	G <sub>0</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	1
0	0	1	1	0	0	1	0
0	1	0	0	0	1	1	1
0	1	0	1	0	1	1	0
0	1	1	0	0	1	0	0
0	1	1	1	0	1	0	1
1	0	0	0	1	1	1	1
1	0	0	1	1	1	1	0
1	0	1	0	1	1	0	0
1	0	1	1	1	1	0	1
1	1	0	0	1	0	0	0
1	1	0	1	1	0	0	1
1	1	1	0	1	0	1	1
1	1	1	1	1	0	1	0

Experiment; 11  
 7 Segment Display  
 Aim; Interface 7 segment display with 7447 decoder & verify the BCD to decimal conversion.  
 Apparatus; Digital Trainer kit, Patch cords - 18 nos, 7447, Common Anode 7-segment display, 680Ω Resistor.


Theory;  
 The seven segment display is more powerful & popular method for communication. The digital circuits operate on BCD signals, but it is very difficult to understand BCD signals in the form of its and its. So decoders are used to convert BCD signals into visual effect.

The 7447 is first BCD to 7-segment decoder IC which decodes or converts BCD input information into 7-segment driving signals. It generates driving signals to drive the segment display for BCD number 0 to 9. The IC 7447 is open collector decoder so it is used with common Anode display. This type of decoder are used in counters, timers meters, watches etc.

Procedure:  
 1. Insert the required IC 7447 in 16 pin DIP socket in proper direction.  
 2. Insert 7-segment display in top of 40 pin socket, pin 7 of socket is 1 of display & pin 40 is in pin

Teacher's Signature :


Pin diagram:



Pin details

- LT  $\Rightarrow$  Lamp out
- LT = 0 all pin of 7 Segments are HIGH
- BI/RBO  $\rightarrow$  Blanking in or ripple blanking in

Circuit Diagram:











Expt. No. ....

Experiment - 13

Verification of 4:1 mux using 8:1 using IC 74157.

Aim: Verification of 4:1 mux using 8:1 using IC 74157.

Apparatus; Digital Trainer Kit.  
Patch cards  
IC 74157.

Theory; The multiplexer (or data selector) is a logic circuit that gates one out of several inputs to a single output. The input selected is connected by a set of select inputs for selecting one out of n inputs. A set of m-ips is required where  $2^{m-1} = n$ .

Advantages;

1. Simplification of logic expression is not required.
2. It minimizes the IC package count.
3. Logic design is simplified.


For using the multiplexer is a logic element, either the truth table or one of the standard forms of logic expression must be available. Normally a strobe or enable input 'E' is incorporated which helps in cascading & it is generally active low.

Procedure;


1. Connections are made as shown in figure 1 using the Pin details of IC used.

Teacher's Signature : \_\_\_\_\_

Pin Diagram:



Circuit Diagram:



Expt. No. ....

2. Connect the data, select and enable input to the toggle switches and output to the LEDs.

3. Switch on the power supply of the IC trainer. For different selected input of the output as shown in the truth table.

Result;

8:1 multiplexer using 8:1 multiplexer has been verified

TRUTH TABLE

ENABLE	SEL. 1	SEL. 0	D	C	B	A	OUTPUT
1	1	1	X	X	X	X	0
1	0	0	X	X	X	X	0
0	0	0	X	X	X	0	0
0	0	0	X	X	X	1	1
0	0	1	X	X	1	X	1
0	0	1	X	X	0	X	0
0	1	0	X	0	X	X	0
0	1	0	X	1	X	X	1
0	1	1	1	X	X	X	1
0	1	1	0	X	X	X	0

Teacher's Signature : \_\_\_\_\_

Expt. No. ....

Experiment - 1A

Shift register using IC 7495

Aim: To construct & verify the operation of 4-bit serial, 8-bit, PISO, PIPO using IC 7495.

Apparatus; Digital trainer kit  
IC 7495  
Patch cords.


Theory:

The IC 7495 is a 4-bit shift register which allows serial in/parallel out operations as well as right shift & left shift. IC 7495 allows all the 4 modes of the operation namely SISO, SIPO, PISO, PIPO. Apart from both right & left operation, hence it acts as universal shift register. The IC has an serial input terminal for serial data i/p parallel data can be entered through the parallel i/p's A, B, C, D. A mode control signal identifies the serial or parallel i/p's mode of operation when mode control is equal to zero the serial mode operation is performed & the parallel data is fed at A, B, C, D. IC 7495 when serial data is fed on output. The IC has a 2-CLK's CLK1 & CLK2 used for left operation & used as parallel load.

STOP mode of Operation;

In STOP mode of operation data bits are entered into register serially & read from the register parallelly.

Teacher's Signature : \_\_\_\_\_



Pin details

Serial input  $\Rightarrow$  Serial data input

A, B, C, D  $\Rightarrow$  parallel data input

M  $\Rightarrow$  mode control

N = 1  $\Rightarrow$  parallel mode

O, A, B, C, D  $\Rightarrow$  outputs

PIPO

CLK2	M	A	B	C	D	QA	QB	QC	QD
1	1	1	0	0	1	1	0	0	1
1	1	1	1	0	1	1	1	0	1

PIPO Mode of Operation;

In PIPO mode of operation data bits are entered into register Parallely & read from register serially.

PIPO;

In PIPO mode of operation data bits are entered into register parallely & read from register serially.

Procedure;

1. check the patch chords for continuity.
2. Insert IC1495 in trainer kit connect Vcc & GND
3. Connect terminals for SISO operation as specified in truth table
4. Apply data with CLK and observe specified in truth table output at last F.F. SP and verify truth table.
5. Connect terminals for SIPO, PISO, PIPO & verify truth table.

Result;

Operation of shift Registers using IC 1495 is verified

Teacher's Signature : \_\_\_\_\_

SISO:

CLK1	M	Serial Input	Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>	Q <sub>D</sub>
0	0	0	X	X	X	X
1	0	0	0	X	X	X
2	0	1	1	0	X	X
3	0	0	0	1	0	X
4	0	1	1	0	1	0
5	0	0	0	1	0	1
6	0	0	0	0	1	0
7	0	0	0	0	0	1
8	0	0	0	0	0	0

SIPO

CLK1	M	Serial Input	Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>	Q <sub>D</sub>
0	0	0	X	X	X	X
1	0	0	0	X	X	X
2	0	1	1	0	X	X
3	0	0	0	1	0	X
4	0	1	1	0	1	0

PISO:

SF	CLK2	CLK1	M	A	B	C	D	Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>	Q <sub>D</sub>
0	1	0	1	1	1	0	0	1	1	0	0
0	0	1	0	X	X	X	X	0	1	1	0
0	0	1	0	X	X	X	X	0	0	1	1
0	0	1	0	X	X	X	X	0	0	0	1
0	0	1	0	X	X	X	X	0	0	0	0

Experiment - 15

Up down counter using IC 74193.

Aim; IC 74193 (function) familiarisation & to verify truth table of up down counter.

Theory; The IC 74193 is a 4-bit binary synchronous up/down counter with Asynchronous set and preset facilities. It has 2 CLK, CLK UP & CLK DOWN selection of one of these clock determines the direction of counting operations. The IC also has active high CLR input which can be used to reset the counter using the load signal.


Procedure;

1. Check the patch chords for continuity.
2. Insert IC 74193 into Digital Trainer kit.
3. Connect VCC & GND other connections by looking into the ic pin diagram.
4. Apply the CLK pulse by referring functional table for up/down counting.
5. Apply the data input & CLK also verify the truth table.
6. With proper result.

Result;

IC 74193 has been familiarized and truth table of up/down counter has been verified.

Teacher's Signature : \_\_\_\_\_



Pin details

- CLKUP → Clock Input for up count
- CLK DOWN → Clock input for down count
- CLR → Active high clear signal
- load → Active low load signal
- QA - QD → Outputs
- PA - PD → Parallel Input.

INPUT				OUTPUT (QA - QD)	
CLR	CLK UP	CLK DOWN	LOAD	MODE	
1	X	X	X	Reset to 0	
0	↑	↓	1	UP COUNT	
0	↓	↑	1	DOWN COUNT	

Experiment - 16

A Synchronous Counter Using IC 7490

Aim: To verify the truth table of Asynchronous counter & familiarisation of IC 7490.

Theory: The IC 7490 is an Asynchronous decade counter which consists of two master slave flip flops internally connected to provide a decade section consisting of 4 flip flop & a mod 5 section consisting of 3 flip flops. The mod 2 & mod 5 section can be cascaded together to form a mod 10 counter. The counter counts from 0000 to 1001 before it can reset. clock pulses are applied to input A (PIN-9) of 7490 IC.

Procedure;

1. check the patch chords for continuity.
2. Insert the IC 7490 into Digital trainer kit.
3. Connect Vcc & GND, make the connections as shown in the circuit.
4. Apply the data along with clk pulse & verify the truth table.
5. Write proper result.

Result;

IC 7490 has been verified and familiarized by its truth table of asynchronous counter.

Teacher's Signature :

Pin details



$Q_A, Q_B, Q_C, Q_D =$  Out puts  
 $R_1, R_2 =$  Reset inputs  
 $S_1, S_2 =$  Set inputs


When  $S_1 = S_2 = 1$   
 $Q_D, Q_C, Q_B, Q_A = 1001$   
 For normal counter operation  
 $R_1 = R_2 = 0$   
 $S_1 = S_2 = 0$  No -> Not connect

TRUTH TABLE

CLK	QD	QC	QB	QA
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
10	0	0	0	0

Circuit Diagram





CIRCUIT DIAGRAM

TRUTH TABLE

BINARY INPUT		OUTPUT	
D	C	B	A
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1
1	0	1	0
1	0	1	1
1	1	0	0
1	1	0	1
1	1	1	0
1	1	1	1

Experiment - 17

Parity Generator

Aim: To realize parity generator & checker using IC 7486

Apparatus: Digital Trainer Kit

Particulars: IC-7486

IC-7486

Theory:

The parity is a simple & popular method in use for error detecting & connecting method in digital communication. The parity bit indicates the number of 1's is given data. If input data consists of odd number of 1's then it is odd parity else it is even parity. For example, (1000) is even number but if it is odd parity & (1001) it is odd number but it is even parity. In case of (1010) is even parity. The parity select signal is used to select odd or even parity output.

Procedure:

1. Connect the circuit as shown in the diagram.
2. Keep ps=0 for odd parity.
3. Verify the truth table by using changing the 1p combination & observe the output for each combination.
4. Keep ps=1 for even parity repeat step 3.
5. Write down the result.

Result: The parity generator & checker has been realized using IC 7486

Teacher's Signature: \_\_\_\_\_



Experiment - 18.

Familiarization of 4 bit & 8 bit addition using IC 7483.

Aim: Familiarization of IC 7483 with 4 bit and 8 bit addition.

Apparatus: Digital trainer kit.

Patch chords - 16/50 Nos

7483 - 2 Nos

Theory;

To add digits with more bit size like 4-bit or 8-bit the parallel adders are used. But ckt is complex if it is constructed by using logic gates. To simplify the task the adder IC is used. These IC's consists of 4 bit or 8 bit parallel adder. The 7483 is an 8 bit binary parallel adder IC. It takes two 4 bit & given 5 bit output. This is 16 pin IC. It takes 3 digits. At 4 as inputs along with carry input & given 4-bit sum & carry as fifth bit output. more number of adder can be used to add 16/32/64 bit numbers.

Procedure;


1. Connect the 8 bit adder circuit as shown in the diagram. If inputs are not sufficient then use or short two vec for logic '1' and GND for logic '0'.
2. Verify the truth table by changing the input combinations & observe the output for each combination.

Teacher's Signature:

R

Date

Page No. 40



Pin details

A<sub>0</sub>-A<sub>3</sub> } Input  
B<sub>0</sub>-B<sub>3</sub> }

S<sub>0</sub>-S<sub>3</sub> } → Sum out  
C<sub>0</sub> } → Carry in  
C<sub>4</sub> } → Cout carry out

A				B				OUTPUT				
A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>	C <sub>4</sub>	S <sub>3</sub>	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>
0	1	1	0	0	1	0	0	0	1	0	1	0
1	0	0	1	1	0	0	0	1	0	0	0	1
1	0	1	0	1	0	0	0	1	0	0	1	0
0	1	0	1	1	0	0	1	0	0	0	0	1


3. Connect 8 bit adder circuit as shown in diagram & verify the truth table.

4. Write proper conclusion.

Result;



IC 7483 has been familiarized & a 1bit & 8bit addition has verified.

Teacher's Signature : \_\_\_\_\_



$$\begin{array}{r}
 A = A_7 A_6 A_5 A_4 A_3 A_2 A_1 A_0 = 11111110 \\
 B = B_7 B_6 B_5 B_4 B_3 B_2 B_1 B_0 = 10111000 \\
 S = S_7 S_6 S_5 S_4 S_3 S_2 S_1 S_0 = 10110110 \\
 C_{out} = 1
 \end{array}$$

$$\begin{array}{r}
 A = 10111101 \\
 B = 01111100 \\
 S = 00111001 \\
 C_{out} = 1
 \end{array}$$



Experiment - 19

2. Bit comparator.

Aim: Realization of 2 bit comparator using IC 7485

Apparatus: Digital trainer kit.  
Patch chords

IC 7485 - 1NOA

Theory:

The comparator is combinational logic network which can compare two numbers and gives conditions as output.

The logic expressions for 2 bit comparator as follows

$$A=B \Rightarrow (A_0 \oplus B_0) \cdot (A_1 \oplus B_1)$$

$$A>B \Rightarrow (A_1(A_1+B_1)) + (A_1+B_1)(A_0(A_0+B_0))$$


$$A<B \Rightarrow (B_1(A_1+B_1)) + (A_1+B_1)(B_0(A_0+B_0))$$

When we want to compare 2 numbers with more than 8 bits circuit is complex if we use the logic gates. To overcome this problem we are using IC comparators. The 7485 is a most 4 bit comparator. It takes two 4 bit number A+B & gives its value conditions whether A>B or A=B or A<B. The more number of 7485 comparators can be cascaded together to increase the bit size of input numbers into 8,16,32 bits. The cascaded inputs (A<B, A=B, A>B) are used to cascaded with other 7485 comparators. The increasing the bit size of number is useful to compare the higher magnitude numbers.

Teacher's Signature : .....

Page No. 40

Date



TRUTH TABLE

A <sub>1</sub>	A <sub>0</sub>	B <sub>1</sub>	B <sub>0</sub>	A>B	A=B	A<B
0	0	0	0	0	1	0
0	0	0	1	0	0	1
0	0	1	0	0	0	1
0	0	1	1	0	0	1
0	1	0	0	1	0	0
0	1	0	1	0	1	0
0	1	1	0	0	0	1
0	1	1	1	0	0	1
1	0	0	0	1	0	0
1	0	0	1	0	0	0
1	0	1	0	0	1	0
1	0	1	1	0	0	1
1	1	0	0	1	0	0
1	1	0	1	0	0	0
1	1	1	0	0	0	0
1	1	1	1	0	1	0

Procedure;

1. Connect comparator using IC 7485 & verify its truth table.
2. Verify its truth table for different input combinations.
3. Write the proper conclusion.

Result;

IC 7485 has been familiarized and a bit comparator has been realized using IC 7485.

Teacher's Signature : \_\_\_\_\_



Experiment ; 20;

Verify the truth table of priority encoder using IC 74147

Aim; Verify the truth table of priority encoder using IC 74147

Apparatus; Digital trainer kit  
Patch cards - 15 Nos  
IC - 74147.

Theory; Encoder is a combinational logic network that converts lowest input information into coded data. This principle is used in data compression & digital communication for example audio CD to mp3 converter, wi-fi etc.

Practical; It is most decimal to BCD priority encoder. A consist of 9 decimal input for 1 to 9 & a BCD output so 9-bit decimal input is converted into 4-bit BCD format for example 100 is equal to 3 to display the information outputs must inverted.

Procedure;

1. Connect the encoded circuit using IC 74147
2. Connect 0 to 9 input to logical inputs
3. Connect BCD output to logical output in order from left side D.C.B.A
4. Keep all input in high level.
5. Toggle required signal in low level & observe the output
6. Like step 5 proper verify the truth table.
7. Write proper Result.

Teacher's Signature: \_\_\_\_\_

PIN DIAGRAM



Pin details

0-9 → Input data  
A-D → Output data

TRUTH TABLE

9	INPUT DATA LINES										BCD OUTPUT			
	8	7	6	5	4	3	2	1	0	D	C	B	A	
1	1	1	1	1	1	1	1	1	0	1	1	1	1	
1	1	1	1	1	1	1	0	1	1	1	1	1	0	
1	1	1	1	1	0	1	1	1	1	1	0	1	0	
1	1	1	1	0	1	1	1	1	1	1	0	0	0	
1	1	1	0	1	1	1	1	1	1	1	0	1	1	
1	1	1	0	1	1	1	1	1	1	0	1	0	0	
1	1	0	1	1	1	1	1	1	1	1	0	1	1	
0	1	1	1	1	1	1	1	1	1	0	1	1	0	

Date .....

Page No. 44.....

Expt. No. ....

Result:

Priority encoder has been verified using IC 74147.

Teacher's Signature : .....