

Code: 9EC-52

PROPERTY OF THE PARTY OF THE PA	ASE CH				
Register Number	9	0	2	6	

V Semester Diploma Examination, May 2012

E & C BOARD

VHDL PROGRAMMING

Tim	ie:3]	Hours] [Max. Marks	: 100
Inst	ruction	ns: (1) Section - I is compulsory.	
11050	, acito	(2) Answer any two full questions from each of the remaining section	ıs.
		SECTION - I	
		이 경험 그 사이 이 경에서 보는 것이 하면 가장 하면 하게 되었다. 그는 그 그 사이를 받는데 하지 않는다.	× 5 = 5
1.	(a)	Fill in the blanks.	
		생기에 아픈 사람들은 하이 한번에게 얼마나가 사고하는 아시아를 가면 하게 되었다. 그는 그 사람이 그 모양이 그 모양이다.	
		type (ii) The statement causes execution to jump out of the	e
		innermost loop.	
		(iii) The order of actuals is important in association.	
		(iv) The operator for variable alignment is in VHDL.	
		(v) The HDL simulator generate a library named every time	it
	(b)	compiles HDL code. Explain Entity declaration format with example.	5
		SECTION - II	
•	(-)	Name the primary constructs of VHDL & explain briefly.	7
2.	(a) (b)	Explain the different steps performed by VHDL simulator.	5
	(c)	Name different styles of modelling.	3
3.	(a)	Explain different classes of data objects along with declarations.	8
	(b)		4
	(c)		3
4.	(a)	Explain different types of loop statements with examples.	6
	(b)		3
	(c)		6
	(-)		urn over

SECTION - III

5.	(a)	Explain concurrent signal alignment statement with example.	5
	(b)	Explain conditional signal alignment statement with example.	5
	(c)	Write data flow model of an Half adder along with logic diagram.	5
6.	(a)	Explain the binding between entity and architecture	5
	(b)	Write logic diagram, entity and VHDL structural code of 2×4 Decoder with tristate output.	10
-		rucement for Section Inc. 200 and Section Inc. 200 and Section Inc. 200 and Section Inc. 200 and Section Inc.	
7.	(a)	Write switch level description of two input AND gate.	6
	(b)	Write switch level description of an SR Latch	9
e :		SECTION - IV	
8.	(a)	Explain VHDL function, it's declaration and function call with suitable example.	8
	(b)	Write VHDL code for converting unsigned integer to binary using procedure.	7
9.	(a)	Explain VHDL user defined type. Give example.	4
	(b)	Write a note on operator overloading.	6
	(c)	Explain the implementation of two dimensional array.	5
10.	(a)	Write a note on vailog data types.	7
	(b)	Write VHDL code for finding the greatest element of an array with the help of package declaration.	8

w. ... VPLPE description of 21s. I Multiplexer using it a clos statement

of the stand Profession of the seneral factor

de amount rocces sulcançais



Code: 9EC-52

Register Number	57
Number	

V Semester Diploma Examination, November 2011

E & C BOARD

VHDL PROGRAMMING

Ti	me : :	3 Hours] [Max. Marks : 1	100
In	structi	ions: (1) Section – I is compulsory. (2) Answer any two full questions from each of the remaining Sections.	
		j and the remaining sections.	
		SECTION - I	
1.	(a)	Fill in the blanks: $5 \times 1 =$	= 5
+		(i) The only predefined physical data type in VHDL is	
		(ii) A set of signals to which the process is sensitive is defined by the	
		(iii) All functions must have a statement with an expression.	
		(iv) The operator for signal alignment is in VHDL.	
		(v) When the standard operator symbol is made to behave differently based on type of the operands, it is said to be	
	(b)	Explain general format of Architecture body and list different styles of modelling.	5
			_
		SECTION – II	
2.	(a)	Explain VHDL data types.	6
	(b)	Explain the process of simulation in VHDL.	6
	(c)	Define entity & write its model.	3
3.	(a)	What are Data objects? How are they declared? Explain with an example.	5
	(b)	List VHDL operators.	6
	(c)	Explain case statement. Give an example.	4
4.	(a)	Write the general form of if statement and give examples of different form.	4
	(b)	Explain the general form of entity duration. Give an example.	5
	(c)	Write VHDL behavioural description of D-latch using variable assignment statement.	6
			U

[Turn over

(b)

SECTION-III Explain signal declaration and signal alignment statement with examples. Explain selected signal alignment statement, give an example. (b) Write Data Flow model of 2 x 1 Multiplexer with active low enable (c) (logic symbol & logic diagram also). 7 Explain the binding between library and module. (a) Write logic diagram and VHDL structural code for an SR latch with NOR (b) gates. 8 Implement switch level model of two input OR gate. 7. (a) 8 Write switch level description for XNOR gate. 7 (b) SECTION - IV (a) Explain procedure, syntax of procedure declaration and procedure call 8. statements with example. 8 Write VHDL function to find the greater of two signed numbers, and call it in the main module to find the greater of two input numbers. Write a note on subprogram overloading. (a) 5 Write VHDL code for addition of two matrices with the help of package (b) declaration. 10 List different Verilog operators. (a) 8 10.

Write a note on VHDL Packages.

Write a note on VHDL user defined type.