Paper / Subject Code: 51203 / Digital System Design S.E. SEM III / ELTL / CHOICE BASED / NOV 2018 / 04.12.2018

(3 Hours)

Max Marks: 80



(05)

(05)

(10)

- 1. Question No. 1 is compulsory.
- 2. Out of remaining questions, attempt any three questions.
- 3. Assume suitable additional data if required.
- 4. Figures in brackets on the right hand side indicate full marks.

Q.1	(A) (B)	Explain Static RAM. Compare Moore and Mealy machines.	(05) (05)
	(C)	Which of the following expression is equivalent to $Z = \overline{A(\overline{AB})} \cdot \overline{B(\overline{AB})}$? i) $Z = A \oplus B$ ii) $Z = \overline{A \oplus B}$	(01)
		iii) $Z = A + B$ iv) $Z = A.B$	(04)
	(D)	Prove it. Perform the following operation using 2's compliment	(04)
	(-)	i) $(46)_{10} - (23)_{10}$	(02)
		$(23)_{10} - (46)_{10}$	(02)
		Comment on results of (i) and (ii).	(01)
Q.2	(A)	Compare Combinational circuits with Sequential circuits.	(05)
	(B)	Convert the following into BCD and Octal code	(05)
	(C)	i) (AB) ₁₆ ii) (118) ₁₀	(10)
	(C)	Draw and explain a neat circuit diagram of BCD adder using IC 7483.	(10)
Q.3	(A)	Minimize the following expression using Quine McClusky Technique $F(A, B, C, D) = \sum m(1,3,7,11,15) + d(0,2,5)$	(10)
	(B)	Implement the following function using single 8:1 Multiplexer. $f(A,B,C,D) = \sum m(2,3,5,7,8,9,12,13,14,15)$	(10)
Q.4	(A)	What is excitation table? Explain the excitation table of SR flip flop.	(05)
	(B)	Convert SR flip flop to JK flip flop.	(05)
	(C)	What is shift register? Explain working of Serial In Serial Out. Give its applications.	(10)
0.5	(1)		(05)
Q.5	(A)	Simplify the following expression using Boolean algebra: $Y(A,B,C) = \sum m(0,1,2,3,4,5,6,7)$	(05)
	(B)	Represent the following Boolean expression by min/max terms	(05)
		$Y(A,B,C,D) = (A+B+\overline{C})(\overline{A}+C+\overline{D})$	
	(C)	Design synchronous counter using D-type flip-flops for getting the following sequence: $0-2-4-6-0$. Take care of lockout condition.	(10)
		45-49-50-00-00-00-00-00-00-00-00-00-00-00-00-	

60107

(C)

Q.6 (A) Write VHDL code for 3:8 Decoder.

Design Full Adder circuit using PLA.

(B) Compare FPGA and CPLD.

Page 1 of 1