(3 Hours) [Total Marks: 80]

N.B: (1) Questions No.1 is compulsory.
(2) Attempt any three questions out of remaining five questions.
(3) Assume suitable data if required.
(4) Figures to the right indicate full marks.

Q.1 Solve any four 20
  a) State the relationship between DTFS, DTFT and DFT.
  b) Differentiate FIR and IIR filters.
  c) Differentiate fixed point and floating point implementations.
  d) A digital filter has the following transfer function. Identify type of filter and justify

$$H(z) = \frac{z}{z+0.5}$$

  e) Explain how the speed is improved in calculating DFT by using FFT algorithm.

Q. 2 a) A high pass filter is to be designed with following desired frequency response. 10

$$H_d(e^{jw}) = 0 \qquad -\frac{\pi}{4} \leq w \leq \frac{\pi}{4}$$

$$= e^{-j2w} \qquad \frac{\pi}{4} < |w| \leq \pi$$

Determine the filter coefficients h(n) if the window function is defined as
  w(n) =1 $0 \leq n \leq 4$
      =0   otherwise
Also determine the frequency response $H(e^{jw})$ of the designed filter.

  b) Compute circular convolution of following sequences using DITFFT and 10
    IDITFFT
      $x_1(n) = \{1,2,1,2\}$ and $x_2(n) = \{1,2,1\}$

Q 3 a) Explain design steps for to design FIR filter using frequency sampling method. 10
  b) Explain the mapping from S-plane to Z-plane using impulse invariance technique. 10
    Also explain the limitations of this method.

Q. 4 a) Design a Chebyshev-I filter with maximum passband attenuation of 2.5 dB at 10
    $\Omega p = 20$ rad/sec and stopband attenuation of 30dB at $\Omega s = 50$ rad/sec.
  b) Develop composite radix DIFFFT flow graph for N=6=3×2. 10

Q. 5 a) Design a digital Butterworth filter that satisfies following constraints using bilinear 10
    transformation method. Assume Ts=1s.

$$0.707 \leq \left| H(e^{jw}) \right| \leq 1 \qquad 0 \leq w \leq \frac{\pi}{2}$$

$$\left| H(e^{jw}) \right| \leq 0.2 \qquad \frac{3\pi}{4} \leq w \leq \pi$$

  b) Explain the effects of finite word length in digital filters with examples. 10

Q. 6. a) Explain application of DSP processor in ECG signal analysis. 10
  b) Draw neat architecture of TMS320C67XX DSP processor and explain each 10
    block.

****

56548

86A0798576F0EC29F86CCD3F4380B798