



(3 Hours)

Max. marks: 80

- N.B.:** (1) Question No. 1 is compulsory.  
 (2) Solve any three questions from the remaining five questions.  
 (3) Figures to the right indicate full marks.  
 (4) Assume suitable data if necessary and mention the same in answer sheet.

- Q.1 Attempt any 4 questions [20]
- List the steps involved in fabrication process of MOSFET.
  - Compare the output resistance of the cascade MOSFET current source to that of the two-transistor current source. Assume  $I_{REF} = I_O = 100 \mu\text{A}$  in both the circuits,  $\lambda = 0.01 \text{ V}^{-1}$  for all transistors, and  $g_m = 0.5 \text{ mA/V}$ .
  - Draw a mask layout of NMOS transistor.
  - Derive the equation for output resistance of common gate amplifier.
  - Draw the equivalent model for transformer and explain.
  - List the second order effects in MOSFET. Discuss any one of them.
- Q.2 (a) Why is scaling required? Discuss the various types of scaling. [10]  
 (b) Consider the MOSFET current source in Fig. 2 (b) with  $V^+ = 10 \text{ V}$  and  $V^- = 0$ , and the transistor parameters are:  $V_{TN} = 1.8 \text{ V}$ ,  $\frac{1}{2} \mu_n C_{ox} = 20 \mu\text{A/V}^2$ , and  $\lambda = 0.01 \text{ V}^{-1}$ . The transistor width-to-length ratios are:  $(W/L)_2=6$ ,  $(W/L)_1=12$ ,  $(W/L)_3=3$ . Determine (i)  $I_{REF}$ , (ii)  $I_O$  at  $V_{DS2} = 2 \text{ V}$ . [10]




Fig. 2(b)

- Q.3 (a) Consider the differential amplifier shown in Fig. 3(a). The transistor parameters are:  $K_{n1}=K_{n2}=0.1 \text{ mA/V}^2$ ,  $K_{n3}=K_{n4}=0.3 \text{ mA/V}^2$ , and for all transistors,  $\lambda=0$  and  $V_{TN}=1 \text{ V}$ . Determine the maximum range of common-mode input voltage. [10]

P.T.O




Fig. 3(a)

(b) With a neat circuit explain Bias Independent Current Source using MOSFET. [10]

Q.4 (a) For the circuit shown in Fig. 4(a), let  $V_{DD} = V_{SS} = 1.5$  V,  $V_{TN} = 0.6$  V,  $V_{TP} = -0.6$  V, all channel lengths =  $1 \mu\text{m}$ ,  $k_n' = 200 \mu\text{A}/\text{V}^2$ ,  $k_p' = 80 \mu\text{A}/\text{V}^2$ , and  $\lambda = 0$ . For  $I_{REF} = 10 \mu\text{A}$ , find the widths of all transistors to obtain  $I_2 = 60 \mu\text{A}$ ,  $I_3 = 20 \mu\text{A}$ , and  $I_5 = 80 \mu\text{A}$ . It is further required that the voltage at the drain of  $Q_2$  be allowed to go down to within 0.2 V of the negative supply and that the voltage at the drain of  $Q_5$  be allowed to go up to within 0.2 V of the positive supply. [10]




Fig. 4(a)

P.T.O

- (b) Draw a small signal equivalent structure of Diff-amp and derive the equation for its CMRR. [10]
- Q.5 (a) Draw a neat diagram of Class B power amplifier. Derive equation for its efficiency. [10]
- (b) A CS amplifier utilizes an NMOS transistor with  $L=0.36 \mu\text{m}$  and  $W/L=10$ ; it was fabricated in a  $0.18\text{-}\mu\text{m}$  CMOS process for which  $\mu_n C_{ox} = 387 \mu\text{A}/\text{V}^2$  and  $V_A' = 5 \text{ V}/\mu\text{m}$ . Find the values of  $g_m$  and  $A_0$  obtained at  $I_D = 10 \mu\text{A}$ . [10]
- Q.6 Short notes on: **(Attempt any four)** [20]
- (a) Short channel effects in MOSFET.
  - (b) Wilson Current Mirror.
  - (c) MOS device capacitances.
  - (d) Folded cascode MOS amplifier.
  - (e) Fabrication of inductors.

\*\*\*\*\*